dpll DPLL phase detector by the addition and subtr

Title: dpll

Category:
RFID
Tags:
File Size:
1.35kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:

Description: DPLL phase detector by the addition and subtraction counter modulus K synchronous pulse addition and subtraction circuit detection circuit establishing mode N divider constituted. The entire system of the center frequency (ie signal_in and signal_out the code rate of 2 times) for clk/8/N. Modulus K addition and subtraction of the K value of Counter DPLL decision accuracy and synchronization set-up time, K the greater the synchronization set-up time is long, synchronous and high accuracy. In contrast the short and low.

Downloaders recently: [More information of uploader ]

To Search: dpll divider

[DPLLdll_code] - communications systems, signal acquisiti
[PN_synchronization_simlulink] - PN sequence based on the synchronous Lin
[dpll0227] - DPLL simultaneously extract a certain ef
[DPLL] - Introduction of a broadband digital phas
[200710073] - Phase-locked loop composed of the basic
[codeshift] - GPS-matlab procedures used to produce di
[111] - Digital phase detector, digital PLL freq
[DifferentialManchestercodedecodingverilogcode] - Differential Manchester code decoding ve
[212132] - The message into electrical signals. Sou
[dec_inc] - pluse inc dec

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net